

AD-A239 627


INSTRUCTION REPORT 0-91-1




US Army Corps of Engineers









91 8 20

018

OPERATION AND MAINTENANCE MANUAL, ULTRASONIC FISH DETERRENT SYSTEM

by

James L. Pickens

Instrumentation Services Division

DEPARTMENT OF THE ARMY
Waterways Experiment Station, Corps of Engineers
3909 Halls Ferry Road, Vicksburg, Mississippi 39180-6199





July 1991 Final Report

Approved For Public Release; Distribution Is Unlimited

91-08312

Destroy this report when no longer needed. Do not return it to the originator.

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

The contents of this report are not to be used for advertising, publication, or promotional purposes.

Citation of trade names does not constitute an official endorsement or approval of the use of such commercial products.

Form Approved REPORT DOCUMENTATION PAGE OMB No. 0704-0188 Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for information Operation Operations, 1215 Jefferson Davis Highway, Suite 1204. Arlington, VA. 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503. 1. AGENCY USE ONLY (Leave blank) 2. REPORT DATE 3. REPORT TYPE AND DATES COVERED July 1991 Final report 4. TITLE AND SUBTITLE S. FUNDING NUMBERS Operation and Maintenance Manual, Ultrasonic Fish Deterrent System 6. AUTHOR(S) James L. Pickens 7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) 8. PERFORMING ORGANIZATION REPORT NUMBER USAE Waterways Experiment Station, Instrumentation Services Instruction Report Division, 3909 Halls Ferry Road, Vicksburg, MS 39180-6199 0-91-1 9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) 10. SPONSORING / MONITORING AGENCY REPORT NUMBER 11. SUPPLEMENTARY NOTES Available from National Technical Information Service, 5285 Port Royal Road, Springfield, VA 22161. 12a. DISTRIBUTION / AVAILABILITY STATEMENT 12b. DISTRIBUTION CODE Approved for public release; distribution is unlimited 13. ABSTRACT (Maximum 200 words) The Ultrasonic Fish Deterrent system, developed at Waterways Experiment Station, Vicksburg, Mississippi, consists of eight underwater transducers powered by eight 2 KVA switching amplifiers. The input signals to these amplifiers are controlled by a microprocessor and signal conditioner, also developed at WES. The timing durations and frequencies are variable, set by an external computer and can be changed to fit the parameters deemed optimum for the conditions found. This report describes the various circuits, wiring diagrams, and function charts of the control chassis and microprocessor located in the console as well as instructions for changing the parameters with a computer. 15. NUMBER OF PAGES 14. SUBJECT TERMS Fishery management--Instruments 16. PRICE CODE Ultrasonic transducers

NSN 7540-01-280-5500

OF REPORT

17. SECURITY CLASSIFICATION

UNCLASSIFIED

Standard Form 298 (Rev. 2-89) Prescribed by ANSI Std. 239-18 298-102

19. SECURITY CLASSIFICATION

OF ABSTRACT

SECURITY CLASSIFICATION

UNCLASSIFIED

OF THIS PAGE

20. LIMITATION OF ABSTRACT

Preface

This report describes a fish deterrent system developed at the US Army Engineer Waterways Experiment Station (WES) by James L. Pickens, Instrumentation Services Division (ISD). Chief of ISD was George P. Bonner.

Commander and Director of WES was COL Larry B. Fulton, EN. Technical Director was Dr. Robert W. Whalin.



Acce	ssion For	
NTIS	GRA&I	P
DTIC	TAB	ñ
Unan	nounced	ñ
Just	ification_	
Ву		
Dist	ribution/	
Ava	ilability C	odes
·	Avail and/	or
	1 0	
Dist	Special	
Dist	pbecial	
Dist []	Special	:

Contents

Preface	1
Introduction	3
Transmitter Section	5
Oscillator Board 1 Phase Board Logic Control Board Amplifier Gate Amplifier Matching Network Transducer Receiver	6 6 6 7 8
Microprocessor	9
Power	11

Figures 1-23

Tables 1-3

Circuit Boards

SSI Gates

OPERATION AND MAINTENANCE MANUAL, ULTRASONIC FISH DETERRENT SYSTEM

Introduction

The Ultrasonic Fish Deterrent (UFD) system, developed at Waterways Experiment Station, Vicksburg, Mississippi, consists of eight underwater transducers powered by eight 2 KVA switching amplifiers. The input signals to these amplifiers are controlled by a microprocessor and signal conditioner, also developed at WES. The timing durations and frequencies are variable, set by an external computer and can be changed to fit the parameters deemed optimum for the conditions found.

Since simultaneous transmissions result in field cancellation within the transmitted array, the transducers are sequentially triggered, producing a traveling acoustic field (Figure 1). Each transducer has its own impedance matching circuit, so that equal peak pulses will produce equal power out (Figure 2). It has been found during experimentation that frequent pulse signals are as effective as continuous sine waves. Therefore, the main power signals consist of bursts of high frequency energy lasting from 1-5 msec (0.001 sec to 0.005 sec) occurring at up to 20 pulses per second (Figure 3).

The system is designed so that operation can be totally automatic (with preselected pulse rates, frequencies, time intervals) or manually controlled with a computer at the location of the console (Figure 4). The UFD will ultimately be turned on and off by the main computer in the power plant control room, in the automatic mode.

The underwater transmitters are quartz crystal transducers, made by International Transducer Corp. of Santa Barbara, CA (Figure 5). The model No. ITC3003G is cut to resonate at between 112 KHz and 116KHz, although it will respond somewhat past these frequencies. It is driven by 1 KVA pulses from a 2 KVA power amplifier built by Instruments, Inc., of San Diego, CA. Eight of these amplifiers are sequentially enabled to drive eight separate transducers (Figure 6). These signals consist of approximately 118 KHz, 125 KHz, 132 KHz. The time each amplifier is on, and the frequency transmitted during this interval, are adjustable and are

controlled by a preset condition from the microprocessor. An external computer is used to change any of the preset conditions of operation.

A hydrophone (receiver transducer) is placed in the immediate vicinity of the underwater transmitter to monitor its signals (Figure 7) If a malfunction should occur, an alarm is activated at the console, and the red light corresponding to that channel is turned on, advising the operator as to which one is not functioning properly.

The following is a description of the various circuits, wiring diagrams, and function charts of the control chassis and microprocessor located in the console as well as instructions for changing the parameters with a computer.

Transmitter Section

The transmitter section of the system consists of the International Transducer Corporation (ITC) Model 3003G underwater transducer, driven by an Instruments, Inc., amplifier, Model S11-16A, controlled by the WES logic control system.

The following is an explanation of the control system, including the main oscillator, sequence controller, gate control, and incremental gain control.

Oscillator Board 1 (Figure 8)

The main oscillator, Board 1 (Figure 8), consists of three separate oscillators adjustable for three separate frequencies (F1, F2, F3). These frequencies are selected by commands from the micro, energizing one of three relays on the oscillator card. F1 will be adjusted to some frequency around 118 KHz, F2 to about 124 KHz, and F3 to about 132 KHz. These frequencies can be monitored at test points on the front panel and on the printed circuit card.

Since the only way to change the amplitude of the power output signal is by changing the phase angle between the positive and negative inputs at the power amplifier, some modification of the oscillator signal is necessary. The method used to do this is readily seen in the RBRBLK2.DWG (Figure 9). By using three pairs of complimentary one-shot multivibrators on the RBRPHASE board (Figure 10) the separate oscillator signals are changed to narrow pulses, so the gain can be changed by varying the pulse width, while maintaining the frequency. The pulse width will be 1 usec, 2 usec, 3 usec for 15 sec each, respectively, for Gain 1, Gain 2, Gain 3. This will allow a "slow start" each time the system is activated, so no damage to the nearby fish will be done due to instantly being subjected to full power. The slow start will ensure the system operates at 10%, 25%, 66% of full power for 15 seconds each before full power is applied. The gain select commands originate in the microprocessor. The full power output level of the transmitter must be set at the power amplifier.

Phase Board (Board 2)

The phase board (Figure 10) changes the oscillator signal to narrow pulses for a step-up incremental gain sequence. The control to each pair of one-shots is supplied by a TTL pulse, activated by a gain select signal from the microprocessor. A Gain 1 select signal applies 5v to U2 and U3 (pin 5). The RC networks are set for 1 usec. The positive going edge of the oscillator will trigger U2, resulting in a 1 usec pulse at pin 4. The negative going edge of the oscillator signal will trigger U3, resulting in a 1 usec pulse at pin 2. These pulses are routed to the BNC output connectors, ultimately to the + and - inputs at the power amplifier. Each pair of one-shots are selected by Gain 1, 2, or 3 and result in 1, 2, or 3 usec pulses, resulting in 10%, 25%, 66% of full power out. Overall wiring diagram is found in Figure 22.

Logic Control Board (Board 3, Board 4, Figure 11)

The RBRLOGIC Board (Board 3, 4) (Figure 11) takes the oscillator signal, properly phased, and allows the signal to be sequentially applied to the power amplifier inputs. When the master timer signal from the microprocessor (T1 or T2) is on, the And gate U7A allows the phased oscillator signal to be applied simultaneously to And gates U3 and U4. The microprocessor supplies sequentially occurring gates to the And circuit so that the amplifiers work sequentially. Board 3 is for the positive amplifier inputs, Board 4 is for the negative amplifier inputs. All power amps are gated on simultaneously by T1 or T2 (see RBRBLK2.DWG) (Figure 9).

Amplifier Gate

The power amplifiers are enabled when a TTL level voltage is applied to the gate connector J-27 with T1 or T2 on.

Amplifier

Although the total amplifier is explained in the Operation and Maintenance manual, the following paragraph gives a simplified overall explanation of the Instruments, Inc. switching amplifier, Model S11-16A.

The amplifier system is actually eight separate amplifiers, each with a common maximum power output, adjusted by R12, the lower trimpot on the power control board (extreme right side of the upper bay). + 250 volts between TP2 on this card and chassis will produce a maximum output of 2.5 KW. This potentiometer should be adjusted to < 220 VDC max. at TP2 to keep from overranging the transducers. Final adjustment should be made to provide 0.5 vrms max at the front panel BNC (2 mv/v). With the proper matching transformer at the transducer, this should produce a power output of 1 KW RMS. Each amplifier channel is separate and can be operated singly by enabling only the one monitored at the front panel. The output adjustment must be made with the enable switch on and the load connected. The amplifier will not work unless the gate input to the amplifier is high (+5v TTL level).

Do not operate the amp very long with the air filters removed. This will result in overheating.

Matching Network

Each transducer cable is connected to a step-up transformer and choke coils. This will allow the amplifier to match the 50 ohm cable (RG-8 coax) with a lower voltage on the long cable. Since each channel has a high capacitive reactance due to the long cable (33 pf/ft) and a quartz transducer (4500 pf nom.), a 50 ohm transformer will allow matching, regardless of the cable length. Another transformer with a 50 ohm primary and 1:7.2 step-up ratio is placed in a box above the transducer (Figure 12). This allows full power to be restored at the top of each transducer with little loss due to cable capacitance. Together with choke coils equal to approximately 240 uH and parallel capacitors, the reactance of the transducer is virtually cancelled (Figure 13).

Each channel is individually tuned with the matching inductor and capitors in parallel with the transducers. The best compromise frequency, resulting in minimum reflected power, is 122 KHz. This setting allows the system to be operated at 119 KHz - 126 KHz with less than 10% power loss. With output transformers having selectable turns ratios, the individual channels could be tuned to reduce or eliminate reflected power altogether.

<u>Transducer</u>

The system uses the ITC 3003G underwater transducer, a quartz crystal, resonant at 112 KHz. These transducers are located 4 ft above each draft tube and 15 ft deep halfway between each tube (Figure 14). A total of eight transducers are installed to produce an acoustic field in front of the pump-back tubes. The lower transducers (Figure 15) are mounted at a +11 degrees angle to beam up along a 1:5 slope on the bottom of the tailrace (Figure 16). The complete description and specs are contained in the additional manufacturers manual.

Receiver

A hydrophone, ITC Model 1127, is mounted in the vicinity of each transmitter, picking up a portion of the transmitted signal (Figure 7). This signal is routed through the RBRAMP card (Figure 17) to the missing pulse detector (MPD) board. Each MPD has 4 channels and monitors the presence of a signal during the time T1 or T2 is active (Figure 18). Proper operation is indicated by a green light on the front panel. If a malfunction occurs, that particular green light will go off and its associated red light will come on. Each channel has its own MPD circuit and lights. The red light will remain on as long as that channel is not receiving a signal from that hydrophone during T1 or T2 time (Figure 19).

Microprocessor

The microprocessor requires + 12 volts for operation and contains a converter for +/-12v, +5v operating voltage at approximately 150 ma. It provides internally pre-programmed, specifically timed signals for the various functions required. The schematic and timing chart (Figures 20 and 21) show how this is accomplished and the following is an explanation of its operation. A second micro is supplied as a spare.

<u>Purpose</u>

The purpose of this device is to provide TTL pulses to the UFD. The Rapid Fire Pulse Generator (RFPG) provides this function with 33 outputs and 2 inputs. The outputs consist of two timing signals T1 and T2, 8 signal enables, 8 amplifier enables, 3 oscillator select lines, 3 gain level lines, and 8 missing pulse detector lines. The two inputs consist of an automatic/manual select line and a computer start pulse line.

Setup

To configure the RFPG in the automatic mode or to operate it in the manual mode a terminal of some type is needed. In most cases an IBM compatible computer with a communications software package will be most convenient; however, any terminal will work.

To begin operation, connect the 36-Pin Centronics cable between the RFPG and the UFD. Next connect power via a Bendix connector to the RFPG. Common is on PIN A and +12 Volts in on PIN D. Next connect the communications cable (TC-4) between the RFPG and the terminal. An ONSET TC-4 cable must be used due to level shifting requirements. The modular end plugs into the RFPG and the DB-25 end connects to the terminal. Power up terminal or put computer in terminal mode. The RFPG communicates at 9600 baud, eight data bits, one stop bit, and no parity. Make sure CAPS LOCK is engaged. Place the power switch on the RFPG in the ON position. When the RFPG is powered up it checks to see whether it is in the manual or automatic mode. Therefore, to switch modes first power switch to OFF, change modes, and then power switch to ON.

Manual Mode Operation

In the manual mode, the user has the option to choose two functions. Selecting Function 1 places the RFPG in the T1 mode. First the user selects an oscillator and then starts and stops rapid fire by pressing S and Q respectively. Pressing X will take the user back to the manual mode menu. Selecting function 2 places the RFPG in a mode where all eight channels are continuously enabled. First the user selects an oscillator and then starts and stops continuous enable by pressing S and Q respectively. Pressing X will take the user back to the manual mode menu.

Automatic Mode Operation

In the automatic mode, the user enters predetermined values for:

T1

T2

TIME BETWEEN T1 and T2

TIME BETWEEN T2 AND NEXT T2


TIME ON FOR EACH OSCILLATOR


Oscillators select lines, one through three, will be fired sequentially and will be free running regardless of the state of T1 and T2. Once the values have been entered, the RFPG goes into a holding pattern where it waits for a computer start pulse or an S key from the terminal. Once the computer start pulse line goes high or the S key is pressed the RFPG follows through its timing sequence. The RFPG continues operation until the Q key is pressed or the computer start pulse line goes low depending on how the procedure was started. Upon completion, the RFPG displays the previous inputs and falls back into its holding pattern. To change the predetermined inputs, the user must power switch to OFF and then reapply power.


In the event of a power failure, the +12 volts to the micro is routed through a Time Delay Relay (TDR) to allow the computer time to boot up before power is applied to the microprocessor (approximately 1.5 minutes).

Power


The power required for the system is 240 volt, single phase at 30 A. A 5 KVA isolation 480 volt, transformer is used to step down the 480 volts available to 240 volts with a 110v outlet to supply AC for the electronics. The microprocessor power is supplied by a 12 volt battery, permanently connected to a battery charger through a TDR.










HI FREQ BURSTS @ 10% DUTY CYCLE SEQUENTIAL FIRING__STATIONS 1-8 RICHARD B RUSSELL DAM FIG. 3








INSTRUP INTS INC. S-16 POWER AMPLIFIER






























FIG. 14





U. S. ARMY CIRPS IF ENGINEERS VATERVAYS EXPERIMENT STATION VICKSBURG, MISSISSIPPI VERTICAL ARRAY PATTERN PROPUSED INSTALLATION **DVERLAPPING ARRAY PATTERN** MIN, TAILWATER EL. 312 `**≥** BOTTOM SHOWN VITH 1:5 SLOPE MINIMUM 200′ VERTICAL ARRAY PATTERN POWERHOUSE FLOOR EL. 350 MEAN WATER LEVEL EL. 330 UPPER TRANSMITTER EL. 315 TOP OF INTAKE EL. 281 LUVER TRANSMITTER EL. 285 LOVER TRANSMITTER















7 MS FOR 15 SECONDS 10 MS FOR 15 SECONDS 15 MS FOR THE REMAINDER OF THE ACTIVE MODE (T1 OR T2).



* NOTE, AFTER PREDETERMINED VALUES HAVE BEEN ENTERED IN THE AUTOMATIC MODE, THE RFPG WILL BEGIN EXECUTION AFTER THE COMPUTER START LINE GOES HIGH OR IF AN <5> KEY IS PRESSED.

THE RFPG WILL STOP EXECUTION AFTER THE COMPUTER START LINE GOES LOW OR IF A <Q> KEY IS PRESSED.

ES.

ES.

5. . osc 2, osc 3, osc 4.


RESPECTIVELY.


BLED. 5 PULSES / SECOND.

2).

USACE WATERWAYS EXP. STATION
INSTRUMENTATION SERVICES DIVISION
VICKSBURG, MS 39180

Title
RAPID-FIRE PULSE GENERATOR: TIMING DIAGRAN
Size Document Number
B RFPGTIM
Date: February 28, 1990 Sheet 1 of





 $\label{eq:Table 1} \mbox{RAPID FIRE PULSE GENERATOR (RFPG) SYSTEM INPUT/OUTPUT}$

36-Pin Centronics Connecto	or 40-Pin Interface Board Connector	Fuention
1	1	AMP. SIGNAL 8
19	2	AMP. SIGNAL 1
2	2 3	AMP. SIGNAL 7
20	4	AMP. SIGNAL 2
3	5	AMP. SIGNAL 6
21	6	AMP. SIGNAL 3
4	4 5 6 7	AMP. SIGNAL 5
22	8	AMP. SIGNAL 4
22		ANT : GIGHAL 4
5	9	MPD 1
23	10	MPD 8
6	11	MPD 2
24	12	MPD 7
7	13	MPO 3
25	14	MPD 6
8	15	MPD 4
26	16	MPD 5
9	17	AMP. GATE 1
27	18	AMP. GATE 8
10	19	AMP. GATE 2
28	20	AMP. GATE 7
11	21	AMP. GATE 3
29	22	AMP. GATE 6
12	23	AMP. GATE 4
30	24	AMP. GATE 5
30	24	AMIF. GATE 3
13	25	AUTO/MAN MODE (INPUT)
31	26	MICRO START/STOP (INPUT)
14	27	OSCILLATOR 3
32	28	OSCILLATOR 4 (Do not use)
32	20	OGGILLATION 4 (OGTIOCUSE)
15	29	T2
33	30	T1
16	31	OSCILLATOR 2
34	32	OSCILLATOR 1
34	32	OSCIEDATOR 1
17	33	GAIN LEVEL 3
3 5	34	GND
10	35	GAIN LEVEL 2
18	35 36	
36		GAIN LEVEL 1

^{*} All signals are outputs unless stated otherwise in function description.

Table 2 MICROPROCESSOR BOARD

This listing was compiled as an alternative to drawing a schematic of the specified board. This was done since the only components on the board are the two Tattle V's, three sips of pulldown resistors, and two UART connectors.

Corresponding sMARTWORK FILE for PRINTED CIRCUIT BOARD - TATSFIR

	ORIGIN				DESTINATION
MICRO I	Pin 14	-STBY	MICRO I	Pin 15	REG 5V
MICRO I	Pin 15	REG 5V	MICRO I	Pin 14	-STBY
MICRO I	Pin 16	I/O D16	EDGE CON.	Pin 25	CLR AMP GATE & MPD
MICRO I	Pin 17	I/O D15	MICRO II	Pin 26	1/O D9
MICRO I	Pin 18	1/O D14	EDGE CON.	Pin 23	GAIN LEVEL CLOCK
MICRO I	Pin 19	1/O D13	EDGE CON.	Pin 10	OSC. SEL 0
MICRO I	Pin 20	DIG.GND	EDGE CON.		Mother Board Gnd
MICRO 1	Pin 21	I/O D12	MICRO II	Pin 22	1/O D11
MICRO I	Pin 22	1/0 011	EDGE CON.	Pin 12	OSC. SEL. 3
MICRO I	Pin 23	ומט	MICRO I UART CON.	Pin 2	UDI
MICRO I	Pin 24	UDO	MICRO I UART CON.	Pin 6	UDO
MICRO I	Pin 25	I/O D10	MICRO II	Pin 19	1/O D13
MICRO I	Pin 26	I/O D9	EDGE CON.	Pin 14	OSC. SEL. 1
MICRO I	Pin 27	1/O D8	EDGE CON.	Pin 13	OSC. SEL 2
MICRO !	Pin 28	1/O D7	EDGE CON.	Pin 36	ADDR (SEL. A) AMP GATE
MICRO	Pin 29	I/O D6	EDGE CON.	Pin 38	ADDR (SEL B) AMP GATE
MICRO I	Pin 30	I/O D5	EDGE CON.	Pin 18	T1
MICRO I	Pin 31	I/O D4	EDGE CON.	Pin 39	ADDR (SEL. C) AMP GATE
MICRO I	Pin 32	I/O D3	EDGE CON.	Pin 20	T2
MICRO I	Pin 33	I/O D2	EDGE CON.	Pin 19	Input Auto/Manual Select
MICRO I	Pin 34	I/O D1	EDGE CON.	Pin 22	Input Computer Start Level
MICRO I	Pin 35	1/ O DO	EDGE CON.	Pin 20	Latch AMP GATE & MPD
MICRO I	Pin 37	BAT +	EDGE CON.	Pin 41,43	Mother Board + 12V
MICRO II	Pin 14	-STBY	MICRO II	Pin 15	REG 5V
MICRO II	Pin 15	REG 5V	MICRO II	Pin 14	-STBY
MICRO II	Pin 19	I/O D13	MICRO I	Pin 25	I/O D10
MICRO II	Pin 20	DIG.GND	EDGE CON.		Mother Board Gnd
MICRO II	Pin 21	I/O D12	EDGE CON.	Pin 9	Latch AMP SIGNAL
MICRO II	Pin 22	1/O D11	MICRO I	Pin 21	1/O D12
MICRO II	Pin 23	ÚDI	MICRO II UART CON.	Pin 2	UDI
	Pin 24	UDO	MICRO II UART CON.	Pin 6	UDO
MICRO II	Pin 25	1/O D10	EDGE CON.	Pin 11	CLR AMP SIGNAL
MICRO II	Pin 26	1/O D9	MICRO I	Pin 17	1/O D15
MICRO !!	Pin 28		EDGE CON.	Pin 16	ADDR (SEL. A) AMP SIGNAL & MPD
MICRO II		1/O D7	EDGE CON.	Pin 15	ADDR (SEL. B) AMP SIGNAL & MPD
MICRO II	Pin 29	1/O D6	EDGE CON.	Pin 17	ADDR (SEL. C) AMP SIGNAL & MPD
MICRO II	Pin 31	1/O D4			Mother Board + 12V
MICRO II	Pin 37	BAT +	EDGE CON.	FIII 41,40	NOUTE BOATS + 124
MICRO I UART	Pin 1	GND	EDGE CON.	Pin 53,55	Mother Board Gnd
MICRO I UART	Pin 2	UDI	MICRO I	Pin 23	UDI
MICRO I UART	Pin 4	+ 5V	EDGE CON.	Pin 46,48	Mother Board +5V
MICRO I UART	Pin 6	UDO	MICRO I	Pin 24	UDO
MICRO II UART	Pin 1	GND	EDGE CON.	Pin 53,55	Mother Board Gnd
MICRO II UART	Pin 2	UDI	MICRO II	Pin 23	UDI
MICRO II UART	Pin 4	+ 5V	EDGE CON.	Pin 46,48	Mother Board +5V
MICRO II UART	Pin 6	UDO	MICRO II	Pin 24	UDO


All Digital Output lines of each Micro are tied to a pulldown resistor with the exception of D4. D4, on both MICROs must stay pulled high as it is shipped from the factory.


Table 3


RAPID FIRE PULSE GENERATOR (RFPG)

MOTHER BOARD CONNECTOR PINOUT

PIN NO.	DATA	PIN NO.	DATA
1	COMMON	2	COMMON
3	COMMON	4	COMMON
5 7	+5 VDC	6	+5 VDC
7	+5 VDC	8	+5 VDC
9	D12 MICRO II (LATCH AMP SIG & MPD)	10	D13 MICRO I (OSC 0)
11	D10 MICRO II (CLEAR AMP SIG & MPD)	12	D11 MICRO 1 (OSC 3)
13	D8 MICRO I (OSC 2)	14	D9 MICRO I (OSC 1)
15	D6 MICRO II (S1 ADDR SEL)	16	D7 MICRO II (SO ADDR SEL)
17	D4 MICRO II (S2 ADDR SEL)	18	D5 MICRO 1 (T1)
19	D2 MICRO I (AUTO/MAN SEL)	20	D3 MICRO I (T2)
21	DO MICRO I (LATCH AMP GATE)	22	D1 MICRO I (COMPUTER START/STOP)
23	D14 MICRO I (GAIN LEVEL CLK)	24	D15 MICRO I (HOUSEKEEPING)
2 5	D16 MICRO I (CLEAR AMP GATE)	26	GAIN LEVEL 1
27	NO CONNECTION	28	GAIN LEVEL 2
29	NO CONNECTION	30	GAIN LEVEL 3
31	NO CONNECTION	32	NO CONNECTION
33	NO CONNECTION	34	NO CONNECTION
3 5	NO CONNECTION	36	D7 MICRO I (SO ADDR SEL)
37	NO CONNECTION	38	D6 MICRO I (S1 ADDR SEL)
39	NO CONNECTION	40	NO CONNECTION
41	+ 12 VDC UNREGULATED	42	+12 VDC UNREGULATED
43	+ 12 VDC UNREGULATED	44	+12 VDC UNREGULATED
45	+5 VDC	46	+5 VDC
47	+5 VDC	48	+5 VDC
49	-12 VDC	50	-12 VDC
51	-12 VDC	52	-12 VDC
53	COMMON	54	COMMON
5 5	COMMON	56	COMMON
57	+ 12 VDC	58	+12 VDC
59	+ 12 VDC	60	+ 12 VDC









σ RBR PHASE BD SOLDER SIDE RBRPHAS ი ზ


GAIN BOARD LE NAME "RBRPHASE.PCB SLOW EK FI R B R WINTE



Ш ഗ PHA œ PP α α Œ ōШ mΣ Œ ZZ E III ע ט \vdash О Ч **ユ** × S LJ RBR





WINTEK FILE NAME "RBRLED.C"




PCB RBRAMP WINTEK FILE NAME

YDROPHONE AMPLIFIER








SSI GATES . . . LOGIC AND PIN ASSIGNMENTS (TOP VIEWS) 03 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS positive logic: Y = AB SN5403/SN7403(J, N) SN54L03/SN74L03(J, N) See page 88 SN54LS03/SN74LS03(J, N, W) SN54S03/SN74S03(J, N, W) 04 HEX INVERTERS positive logic: Y = Ā SN5404/SN7404(J, N) SN5404/SN7404(W) SN54H04/SN74H04(J, N) SN54H04/SN74H04(W) SN54L04/SN74L04(J, N) SN54L04/SN74L04(T) SN54LS04/SN74LS04(J, N, W) See page 86 SN54S04/SN74S04(J, N, W) 05 HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS positive logic: Y = Ā SN5405/SN7405(W) SN54H06/SN74H06(J, N) SN54H05/SN74H05(W) SN54LS05/SN74LS05(J, N, W) See page 88 SN54S05/SN74S05(J, N, W) 06 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS positive logis: Y - Ã See page 106 SN5406/SN7406(J, N, W)

SSI GATES . . . LOGIC AND PIN ASSIGNMENTS (TOP VIEWS) 07 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS positive logic: Y = A See page 106 SN5407/SN7407(J, N, W) 08 QUADRUPLE 2-INPUT POSITIVE-AND GATES positive logic: Y = A8 SN5408/SN7408(J, N, W) SN54LS08/SN74LS08(J. N. WI See page 94 09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS positive logic: Y = A8 SN5409/SN7409(J, N, W) SN54LS09/SN74LS09(J, N, W) See page 96 10 TRIPLE 3-INPUT POSITIVE-NAND GATES positive logic: Y = ABC SN5410/SN7410(J, N) SN5410/SN7410(W) SN54H10/SN74H10(J, N) SN54H10/SN74H10(W) SN54L10/SN74L10(J, N1 SN54L10/SN74L10(T) SN54LS10/SN74LS10(J, N, W) See page 86 SN54S10/SN74S10(J, N, W)

SSI GATES ... LOGIC AND PIN ASSIGNMENTS (TOP VIEWS) 11 TRIPLE 3-INPUT POSITIVE-AND GATES positive logic: Y = ABC SN54H11/SN74H11(J, N) SN54H11/SN74H11(W) SN54LS11/SN74LS11(J, N, W) See page 94 SN54S11/SN74S11(J, N, W) 12 TRIPLE 3-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS positive logic: Y = ABC SN5412/SN7412(J, N, W) See page 88 13 DUAL 4-INPUT POSITIVE-NAND SCHMITT TRIGGERS positive logic: Y - ABCD SN5413/SN7413(J, N, W) See page 98 NC-No internal connection HEX SCHMITT-TRIGGER INVERTERS positive logic: Y • Ā SN5414/SN7414(J, N, W) See page 98

SSI GATES ... LOGIC AND PIN ASSIGNMENTS (TOP VIEWS) 15 TRIPLE 3-INPUT POSITIVE AND GATES WITH OPEN-COLLECTOR OUTPUTS positive logic: Y = ABC SN54H15/SN74H15(J, N, W) SN54LS15/SN74LS15(J, N, W) See page 96 SN54S15/SN74S15(J, N, W) 16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS positive logic: $Y = \widetilde{A}$ SN5416/SN7416(J, N, W) See page 106 17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS positive logic: Y = A SN5417/SN7417(J, N, W) See page 106 20 **DUAL 4-INPUT** POSITIVE-NAND GATES positive logic: Y - ABCD SN5420/SN7420(J, N) SN5420/SN7420(W) SN54H20/SN74H20(J, N) SN54H20/SN74H20(W) SN54L20/SN74L20(J, N) SN54L20/SN74L20(T) SN54LS20/SN74LS20(J, N, W) See page 86 SN54S20/SN74S20(J, N, W) NC-Ng internal connection



SSI GATES . . . LOGIC AND PIN ASSIGNMENTS (TOP VIEWS) 26 QUADRUPLE 2-INPUT HIGH-VOLTAGE INTERFACE POSITIVE NAND GATES positive logic: Y = AB SN5426/SN7426(J, N) See page 106 27 TRIPLE 3-INPUT POSITIVE NOR GATES positive logic: Y = A+8+C SN5427/SN7427(J, N, W) SN54LS27/SN74LS27(J, N, W) See page 92 28 QUADRUPLE 2-INPUT POSITIVE NOR BUFFERS positive logic: Y = A+8 SN5428/SN7428(J, N, W) SN\$4LS28/SN74LS28(J, N, W) See page 102 4CC 4C 4 6 4C 4C 4 30 8-INPUT POSITIVE-NAND GATES positive logic: Y - ABCDEFGH غَيْثَ ثُونً SN5430/SN7430(J, N) SN5430/SN7430(W) SN54H30/SN74H30(J, N) SN54H30/SN74H30(W) SN54L30/SN74L30(J, N) SN54L30/SN74L30(T) SN54LS30/SN74LS30(J, N, W) See page 86 SN54S30/SN74S30(J, N, W) NC-No internal connection

					NTS (TOP VIEWS)
32	5	7			VCC 48 4A 4V 38 JA 3V
QUADRUPLE 2-INPUT POSITIVE-OR GATES					D- D-
			,		
			ر		
positive fogic:			_		_
Y = A+B					# # # # # # # # # # # # # # # # # # #
					SN5432/SN7432(J, N, W) SN54LS32/SN74LS32(J, N, W)
See page 108					5454E532/3474E332(), 14, 147
22					41 48 43 31 18 3A 48 43 31 18 3A 48 3A 48 43 31 18 3A 48 43 31 18 3A 48 43 43 43 43 43 43 43 43 43 43 43 43 43
33					
QUADRUPLE 2-INPUT					\sim
POSITIVE NOR BUFFERS WITH OPEN COLLECTOR OUTPUTS					
WITH OPEN-CULLECTOR OUTPUTS					
) 1
positive logic:					ؠڔؙڛۯڛۯڝؿڝۯڝۮڝ
Y = A+B					10 18 20 28 28 3NO
					SN5433/SN7433(J, N, W)
					SN54LS33/SN74LS33(J, N, W)
See page 106					
37					VCC 48 4A 4V 78 JA JV
QUADRUPLE 2-INPUT					:: — —
POSITIVE-NAND BUFFERS					
					-
positive fogic:					
Y = ĀB					1A 16 1V 2A 2B 2V 3ND
See page 102					SN5437/SN7437(J, N, W) SN54LS37/SN74LS37(J, N, W)
20					VCC 48 4A 4V 38 3A 3V
38					
QUADRUPLE 2-INPUT					
POSITIVE NAND BUFFERS					
WITH OPEN-COLLECTOR OUTPUTS					
positive logic:					
Y = AB					1A 1B 1V 2A 2B 2V GND
,-					SN5438/SN7438(J, N, W)
					SN54LS38/SN74LS38(J, N, W)
See page 106					

FLIP-FLOPS . . . LOGIC AND PIN ASSIGNMENTS (TOP VIEWS) AND-GATED J.K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR 72 FUNCTION TABLE والمراقب المسالية INPUTS OUTPUTS ā PRESET CLEAR CLOCK a х L х 4 L x L x н• н• л н L L **a**₀ a_0 THE PROPERTY OF THE SHAPE L л L н L TOGGLE SN5472/SN7472(J, N) positive logic: J = J1+J2+J3, K1+K2+K3 SN54H72/SN74H72(J, N) SN54H72/SN74H72(W) SN54L72/SN74L72(T) SN54L72/SN74L72(J, N) See pages 120, 124, and 128 NC-No internal connection DUAL J-K FLIP-FLOPS WITH CLEAR 73 73, 'H73, 'L73 'LS73 FUNCTION TABLE FUNCTION TABLE INPUTS OUTPUTS INPUTS OUTPUTS ۵ ã CLEAR CLOCK ā CLEAR CLOCK × ۵ X X L $\bar{\alpha}_0$ \mathbf{r} L σo н L L Q0 ã_o \mathcal{T} н L L L L \mathbf{r} н н L н н SN5473/SN7473(J. N. W) SN54H73/SN74H73(J, N, W) н н TOGGLE н н TOGGLE SN54L73/SN74L73(J, N, T) н н a_0 Ō٥ SN54LS73/SN74LS73(J. N. W) See pages 120, 124, 128, and 130 DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR 74 FUNCTION TABLE INPUTS OUTPUTS PRESET CLEAR CLOCK D Q ā ninh doin L н. L L x x н. н н. Ł 10 1 vcc. ci.R 70 7CR н H Ļ L н CLA $\bar{\mathbf{q}}_0$ a SN5474/SN7474(J. N) SN5474/SN7474(W) SN54H74/SN74H74(J, N; SNR4H74/SN74H74(W) SN54L74/SN74L74(J, N) SN54L74/SN74L74(T) SN54LS74/SN74LS74(J, N, W)

H = high level (steady state), L = low level (steady state), X = irrelevant

See pages 120, 124, 128, 130, and 132

A. - nightlevel pulse, data inputs should be held constant while clock is high, data is transferred to output on the falling edge of the pulse

SN64\$74/\$N74\$74(J, N, W)

? * transition from low to high level, i * transition from high to low level

Q₀ = the level of Q before the indicated input conditions were established.

TOGGLE Each output changes to the complement of its previous level on each active transition (pulse) of the clock.

*This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive thigh) level

